Abstract
Introduction
Fault simulation of analogue integrated circuits has been of considerable interest in recent years. Fault modelling and simulation with SPICE has been necessary for the evaluation of design for test strategies. Normally, all possible faults have to be simulated, which is very time-consuming, particularly when parametric variations are taken into account. Hence efforts have been made to reduce the size of the fault lists and to use macro modelling. Some recent work has concentrated on speeding up the simulation algorithms themselves, and it is with this topic that this paper is concerned.
In [1] it was proposed that analogue fault simulation could be speeded up using techniques analogous to those used in concurrent digital fault simulation. The fault-free and faulty simulations would be performed concurrently in a single simulation run. Suppose that all or part of a faulty version of a circuit were to perform in the same way as the fault-free version. By checking the terminal voltages of semiconductor devices in both the faulty and fault-free versions of the circuit at each Newton-Raphson iteration at each time point in a transient analysis, redundant evaluations of device equations could be avoided. The evaluation of semiconductor device equations may take 60% of the simulation time, hence significant speed improvements could, in principle, be gained.
The work reported in [3] partitioned the circuit matrix into two parts, a constant part and a variable part. The variable part is normally much smaller than the constant. The simulation time can therefore be reduced if the simulation time spent in circuit matrix construction could be significantly reduced.
In [5] the faults were ordered at each simulation iteration so that the initial guess for the fault simulation could be well defined and the total fault simulation iterations could be reduced significantly.
The work reported in [4] aimed to reduce fault simulation time by fault collapsing and resulted in a large reduction of fault simulation time.
Concurrent fault simulation for analogue circuits has been considered in [1] , [6] . However where and when to automatically drop faults from the fault list is also of interest. The key to fault collapsing for analogue circuit simulation is to measure the closeness between the faultfree circuit and the faulty circuits. As will be discussed in this paper, a single-point closeness measurement [5] is not reliable. A robust fault collapsing technique is therefore proposed in this paper based on a multi-point closeness measurement. In general, the earlier the fault collapsing, the better the algorithm. However, there is always an unstable stage in simulating analogue circuits, in particular, in DC analysis, because of the iterative method employed. At a very early stage of the simulation, a circuit's state can be misleading. Hence, the selection and determination of a suitable starting point for making the closeness measurement is very important. We call this a late start rule. We also know that different fault simulations converge at different rates in DC analysis. Applying the same stop rule to all the fault simulations will inevitably waste resources. It is, therefore, necessary to apply an early stop rule to fault simulations.
Based on these principles, a robust and fast concurrent fault simulator has been implemented. This paper is organised as follows. The next section has a discussion of the closeness measurement. The third section gives the algorithm for concurrent fault simulation. The fourth section has some examples.
Closeness measurement

Single-point measurement
In order to reduce the computational effort needed for fault simulations, similarities between simulations of faulty circuits and of the fault-free circuit have to be identified. To do this, a measure of closeness is needed. For two vectors of real numbers, the closeness can be measured by an absolute distance measurement [2] , such as the Euclidean distance, the Hamming distance or the Manhattan distance.
The Euclidean distance is the most common method for measuring the distance and was the approach adopted in [6] , with very limited success. The Hamming distance is useful for measuring the distance between vectors that only contain binary numbers. The Manhattan distance is measured between two pattern swarms. All these distance calculation methods use two single points (Euclidean and Hamming distance) or pattern swarms (Manhattan distance). It is doubtful that they can accurately detect the closeness between faulty circuit responsess and that of the fault-free circuit because the distance will not always be the same during a simulation. 
Multi-point measurement
The late start rule
In order to obtain convergence, particularly in DC analysis, the Newton-Raphson algorithm is commonly damped. This damping may be linear or non-linear. Using damped values for the closeness measurement is misleading. Figure 2 shows a typical response curve. It can be seen that after 13 iterations, the response starts to change more gradually. We define this point (13 th iteration) as a stable point because the response at the node will not subsequently dramatically change. Unfortunately, not all the node responses of a circuit will simultaneously arrive at their stable points. Because the change before a stable point is not a real change, using these damped results will result in misleading measurements. We therefore start the closeness measurement after most nodes in a circuit arrive at their stable points. This is the late start rule.
Concurrent fault simulation using the robust fault collapsing method 3.1 The early stop rule
During concurrent analogue fault simulation, and in particular, during DC analysis, the fault simulations do not all converge at the same iteration. Employing the same stop rule for all the fault simulations during concurrent simulation will hide the advantages of concurrent fault simulation. The early stop rule proposed here is very simple in that whenever one fault simulation converges, that fault simulation stops while other fault simulations carry on. Convergence of one fault simulation is measured in the usual way [7] by , the simulation has converged.
Concurrent fault simulation algorithm
From the above, we have built a robust fault collapsing method for fast and efficient concurrent analogue fault simulation. Let 
where T is the threshold for the minimum distance. The algorithm for concurrent analogue fault simulation has been embedded into our own analogue circuit simulator. The sequence of actions for DC analysis or at one time point in transient analysis is as follows:
Step 1.
Constitute the original fault list, as the response vector of the f th faulty circuit at the m th iteration during the fault simulation.
Step 2. Pre-simulate for M Newton-Raphson iterations until most nodes arrive at their stable points. , where
is the set of all the "close" faults that have to be dropped from the fault list.
Step 5. Apply the early stop rule to Step 6. If one or more of the fault simulations has not converged, go back to step 3, otherwise, stop.
Examples
Three example circuits were simulated with DC and transient analyses to evaluate:
• whether concurrent fault simulation is faster than separate fault simulations; • whether fault collapsing can further save fault simulation time; and • whether the algorithm is reliable.
The first two points can be assessed by comparing the CPU time and the last can be assessed by whether the early dropping of faults retains the accuracy.
The example circuits used were a two-stage bipolar amplifier, composed of six bipolar transistors and ten resistors; a differential amplifier, composed of four bipolar transistors and five resistors; and a CMOS twostage amplifier with nine transistors.
DC analysis
We inserted 36 faults into the two-stage BJT amplifier. The DC fault simulations for three faults did not converge. Of the remaining 33 faults, there were 15 short faults, which are all the possible short-circuits across the terminals of the six transistors, nine shortcircuits across the resistors and nine parametric faults in the resistors (reducing the resistance values by 50%). We conducted separate fault simulations and a concurrent fault simulation. The times of the separate fault simulations are listed in Table 1 .
It can be seen that the separate fault simulations need 2230 ms in total. In contrast only 1810 ms are required by the concurrent fault simulation giving a 19% reduction in the CPU time. 8  short  31  50  9  short  51  80  10  short  44  70  11  short  41  70  12  short  30  50  13  short  --14  short  55  90  15  short  23  40  16  short  24  30  17  short  33  50  18  short  32  60  19  short  43  70  20  short  38  40  21  short  116  150  22  short  55  90  23  short  --24  short  31  60  25  short  49  80  26  short  46  70  27  parameter  47  70  28  parameter  44  70  29  parameter  43  60  30  parameter  34  50  31  parameter  125  170  32  parameter  43  60  33  parameter  50  80  34  parameter  39  60  35  parameter  --36  parameter  43  70  Total  2230 If the early stop rule is not used, the concurrent simulation needs 3350 ms (50% increase in CPU time). This is because a few fault simulations require more than 100 Newton-Raphson iterations, as shown in Table 1 . Most other fault simulations converge in fewer than 50 iterations, but without the early stop rule they have to be iterated to the limit.
If fault collapsing is applied with the threshold value for collapsing set to 0.1V and using a 3-point measurement the CPU time is reduced to to 1590 ms or a further 12% giving a total of 29% saving in CPU time compared with separate fault simulation.
Similarly, we inserted 19 faults into the differential BJT amplifier and 24 faults into the CMOS opamp. One fault in the CMOS opamp simulations failed to converge. Again we performed separate fault simulations and a concurrent fault simulation. The CPU times required are summarised in Table 2 . This shows that concurrent fault simulation is faster than separate fault simulation. provided that the early stop rule and fault collapsing are applied. For DC analysis, the accuracy of fault collapsing is measured by the difference between the fault-free circuit and faulty circuits on the final results
where, N is the number of the faults that have been collapsed. Table 3 lists the results for the BJT two-stage amplifier. The second column is the difference between the fault-free circuit and faulty circuits. The final column gives the iteration at which the fault is collapsed. The final error is 0.198, which is larger than the threshold (0.1), but is still small.
Transient analysis
The same circuits were fault simulated in transient analyses. Convergence could not be reached for certain faults. Table 4 summarises the CPU times required for convergent faults. Concurrent fault simulation is faster than separate fault simulations when fault collapsing is used. For transient analysis, the accuracy of fault collapsing is compared using the difference between the fault-free circuit and faulty circuits on the whole range of analysis Table 5 lists the results for the differential amplifier simulated for 100 µs. The second column shows the greatest instantaneous difference between the faulty and fault-free circuits over the whole simulation period. The third column gives the time at which fault collapsing occurs. It can be seen that in the worst case, the collapsed faults differ from the fault-free circuit behaviour by less than a volt.
Summary and further work
A robust, fast concurrent analogue fault simulation algorithm has been proposed and verified in this paper. For DC analysis, a 56% reduction in CPU time can be achieved, while 61% of CPU time can be saved in transient analysis. The algorithm has been realised in C on a SUN UltraSPARC under Solaris. The implementation of this algorithm is simple and the whole algorithm has been embedded in a circuit simulator. The most significant difference of this algorithm to traditional analogue fault simulation is that fault collapsing has been realised as an automatic mechanism embedded into the circuit simulator.
The example circuits used have been small and have not contained hierarchy. It is expected that larger, hierarchical circuits will exhibit more significant savings.
Further work will focus on embedding the clustering technique to realise comprehensive fault collapsing and on automatically dropping non-convergent faulty circuits from the fault list during a concurrent fault simulation.
